

Compal Confidential

CFL-H MB Schematic Document


LA-G132P

Rev: 2.0

2018.11.30

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Sheet	
				Size Custom	Rev 0.2
Date:		Wednesday, January 09, 2019		Sheet	1 of 81

# Coffee Lake H Block Diagram



Board ID Table for AD channel

Vcc Ra	3.3V +/- 1%				
	100K +/- 1%				
Board ID /PCB Revision	Rb	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> TYP	V <sub>AD_BID</sub> Max	EC AD3
0 --> 0.1	0		0 V	0.300 V	0x00 - 0x13
1 --> 0.2	12K +/- 1%	0.347 V	0.354 V	0.36 V	0x14 - 0x1E
2 --> 0.3	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25
3 --> 0.4	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30
4 --> 0.5	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A
5 --> 0.6	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45
6 --> 0.7	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54
7 --> 0.8	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64
8 --> 0.9	75K +/- 1%	1.398 V	1.414 V	1.430 V	0x65 - 0x76
9 --> 1.0	100K +/- 1%	1.634 V	1.650 V	1.667 V	0x77 - 0x87
10 --> 1.1	130K +/- 1%	1.849 V	1.865 V	1.881V	0x88 - 0x96
11 --> 1.2	160K +/- 1%	2.015 V	2.031 V	2.046 V	0x97 - 0xA4
12 --> 1.3	200K +/- 1%	2.185 V	2.200 V	2.215 V	0xA5 - 0xAF
13 --> 1.4	240K +/- 1%	2.316V	2.329V	2.343V	0xB0 - 0xB7
14 --> 1.5	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xBF
15 --> 1.6	330K +/- 1%	2.521 V	2.533V	2.544 V	0xC0 - 0xC9
16 --> 1.7	430K +/- 1%	2.667 V	2.677 V	2.687 V	0xCA - 0xD4
17 --> 1.8	560K +/- 1%	2.791 V	2.800 V	2.808 V	0xD5 - 0xDD
18 --> 1.9	750K +/- 1%	2.905 V	2.912 V	2.919 V	0xDE - 0xF0
19 --> 2.0	NC	3.000 V	3.000 V		0xF1 - 0xFF

BOM Structure Table (1/2)

Function	Stuff	Note
Unit SKU	UMA@	
	DIS@	
Project SKU	15@	
	17@	
CFL-H SKU	CPU1@	i5-8300H-R1
	CPU2@	i7-8750H-R1
	CPU3@	i5-8300H
	CPU4@	i7-8750H
	CPU5@	i5-8300H-R3
	CPU6@	i7-8750H-R3
DGPU SKU	N18G0@	
	N18G1@	
	N18G2@	
	N18G3@	
PCH SKU HM370	PCH1@	SR40B-R1
	PCH2@	QNYF
	PCH3@	SR40B-R3
N18 x SKU	GPU1@	2060-G1-R1
	GPU2@	2070-G2-R1
	GPU3@	2080-G3-R1
	GPU4@	2060-G1-R3
VRAM 8G	GPU5@	2070-G2-R3
	GPU6@	2080-G3-R3
	M8G@	X7678038L51
	S8G@	X7678038L52
VRAM 6G	H8G@	X7678038L53
	M8G@	X7678038L56
	S8G@	X7678038L57
EC	H8G@	X7678038L58
eSPI I/F	ESPI@	
Debug	LPC@	
	CMC@	
Panel SKU	DCI@	
	GSYNC@	
Intel TBT TR	NOGSYNC@	
Intel CNVi	TBT@	
LAN Mode	CNVi@	
	8111H_SW@	
FIN FPC	8111H_LDO@	
	FIN1@	Y730 FIN
OVRM	FIN2@	Y740 FIN
	ON@	NCP45491
	UPI@	US5650PQKI
ME Connector		
EMI Components	ME@	
ESD Components	EMI@	@EMI@
RF Components	EMI15@	
	ESD@	@ESD@
	RF@	@RF@

HSIO Port Table(CPU)

HSIO Port	Device	PCIE CLK&CLKREQ	HPD
PEG	DGPU (DIS)	CLK4 & & CLKREQ#4	
DDI1	NA		NA
DDI2	NA		NA
DDI3	NA		NA
eDP	Embedded Display		EDP_HPDP

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft Off)		LOW	LOW	LOW	ON	OFF	OFF	OFF

USB2.0 Port Table

USB2	Function
1	USB3.1 PORT 1
2	USB3.1 PORT 2
3	USB3.1 PORT 3
4	Anti-ghost IT8176
5	TBT TYPE-C
6	LED Controller IT8295
7	Camera
8	
9	Tobii
10	
11	
12	
13	
14	WLAN+BT NGFF

PCH SMBUS Address Table

PCH_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
PCH_SMBCLK PCH_SMBDATA	+3V_PCH_PRIM	JDIMM1	0X50	0XA0	0XA1
		JDIMM3	0X52	0XA4	0XA3
PCH_SML0CLK PCH_SML0DATA	+3VS	NA			
PCH_SML1CLK PCH_SML1DATA	+3VS	EC	TBC	TBC	TBC

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port1 EC_SMB_CK1 EC_SMB_DA1	+3VLP_EC	BAT	0x16	TBC	TBC
		CHGR	0x09	0x12	0x13
		TBT	Reserved	TBC	TBC
SMBUS Port2 EC_SMB_CK2 EC_SMB_DA2	+3VS	Current Mon 1	0x41	0x82	0x83
		Current Mon 2	0x40	0x80	0x81
		PCH	TBC		
		GPU	0x9E/0x9F	TBC	TBC
		Smart Amp	0x4C	0x98	0x99
		THERMAL	0x4D	0x9A	0x9B
SMBUS Port4 EC_SMB_CK4 EC_SMB_DA4	+3VS	USB3.1 re-driver	0x29	0x52	0x53
		G-sensor	0x1F	0x3E	0X3F
		Ant i-ghost	TBC		

I2C Address Table


I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C_0_SCL I2C_0_SDA	+3VS				
		EC KB9542	TBC	TBC	TBC
I2C_1_SCL I2C_1_SDA	+3VS	Touch Pad	0x15	TBC	TBC


Voltage Rails

Power Plane	Description	S0	S0ix	S3	S4/S5	DS3
VIN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_SA	System Agent voltage Supply	ON	OFF	OFF	OFF	OFF
+VCC_GT/+VCC_GTX	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+VCC_EOPIO/+VCC_EDRAM	Processor EOPIO/EDRAM supply	ON	OFF	OFF	OFF	OFF
+1.05VALW	System +1.0V power rail	ON	ON	ON	ON*	OFF
+0.95VS_VCCIO	+1.0VS IO power rail	ON	ON	OFF	OFF	OFF
+1.05V_VCCMPHY	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	ON/OFF	ON/OFF	OFF
+0.95VS_DGPU	+0.95VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V power rail	ON	ON	ON	OFF	ON
+1.5VS_MEM_GFX	+1.5VS power rail for GPU/VRAM	ON	OFF	OFF	OFF	OFF
+1.8VALW	System +1.8V power rail	ON	ON	ON	ON*	OFF
+1.8VS	System +1.8VS power rail	ON	ON	OFF	OFF	OFF
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+2.5V	DDR4 +2.5Vpp power rail	ON	ON	ON	OFF	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*	ON
+3VALW	+3VALW power for PCH suspend rails	ON	ON	ON	ON*	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON	ON
+3VS	System +3VS power rail	ON	ON	OFF	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	ON	OFF	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custor	Document Number	Rev
					LA-G132P	1.0
				Date:	Wednesday, January 09, 2019	Sheet 3 of 81




Security Classification	Compal Secret Data			
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title <b>Power Map</b> Doc Number <b>LA-6132P</b>
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE CURRENT DIVISION OF R&D TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN APPROVAL FROM THE INFORMATION TECHNOLOGY AND IP GROUP. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PRIOR WRITTEN PERMISSION FROM COMPAL ELECTRONICS, INC.			Rev 1.0	


G3→S0

S0→S3

S3 →S0

S0→S5





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title CFL-H(1/8)DDI/eDP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-G132P	Rev 1.0
				Date:	Wednesday, January 09, 2019	Sheet 6 of 81



# CHANNEL-A


## Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-G132P	
				Date:	Wednesday, January 09, 2019
				Sheet	7 of 81
				Rev	1.0

# CHANNEL-B

## Interleaved Memory




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title CFL-H(3/8)DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-G132P
				Date:	Wednesday, January 09, 2019
				Sheet	8 of 81




PEG&DMI

To DGPU  
(reversed)


To DGPU  
(reversed)




+0.95VS\_VCCIO



To PCH






To PCH




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title PEG/DMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-G132P
				Date: Wednesday, January 09, 2019	Rev 1.0
				Sheet 9	of 81

10P 0402 50V8J2 @RF@ 1 CC155 CPU SVID CLK  
03/14 From RF Team Request


100P 0402 50V8J1 ESD@ 2 CC156 VCCST\_PWRGD  
100P 0402 50V8J1 ESD@ 2 CC157 H\_CPUPWRGD  
Near CPU side  
From ESD Team Request











## SVID ALERT



## SVID DATA




571391\_CFL\_H\_PDG\_Rev0p5  
1. The total Length of Data and Clock (from CPU to each VR) must be equal (0.1 inch).  
2. Route the Alert signal between the Clock and the Data signals.  
3. Place those resistors close CPU side.



## TMS/TDI pin CPU on-die termination

### Place to PCH side



### Place to CPU side





Table 2-13. PCI Express\* Bifurcation and Lane Reversal Mapping

Bifurcation	Link Width			CFG Signals			Lanes															
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

The CFG signals have a default value of '1' if not terminated on the board.

CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted  
1 = (Default) Normal Operation;  
0 = Stall.


CFG[2]: PCI Express\* Static x16 Lane Numbering Reversal.  
1 = Normal operation  
0 = Lane numbers reversed.

CFG[4]: eDP enable:  
1 = Disabled.  
0 = Enabled.


CFG[6:5]: PCI Express\* Bifurcation:  
00 = 1 x8, 2 x4 PCI Express\*  
01 = reserved  
10 = 2 x8 PCI Express\*  
11 = 1 x16 PCI Express\*

CFG[7]: PEG Training:  
1 = (default) PEG Train immediately following RESET# de assertion.  
0 = PEG Wait for BIOS for training.

\*CFG Pin Use CMC debug on DDX03 R02 Schematic.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				LA-G132P	
				Date:	Wednesday, January 09, 2019
				Sheet	10 of 81
				Rev	1.0









Security Classification

Compal Secret Data

Compal Electronics, Inc.

Issued Date

2018/7/31

Deciphered Date

2018/7/31

Title

CFL-H(8/8)GND/RSVD

Size

Document Number

LA-G132P

Rev

1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Date:

Wednesday, January 09, 2019

Sheet

13


of

81









Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH(3/8)DDC/SPI	
				Size	Document Number
				Custom	LA-G132P
				Rev	1.0
				Date:	Wednesday, January 09, 2019
				Sheet	16 of 81



USB2/3 MB PORT1/2

USB2/3 MB PORT3

For Intel CLINK

HDD

WLAN

LAN

To Thunderbolt

CNP-H

UH1F

CNP-H

UH1C

To Thunderbolt

CNP-H\_BGA874

Security Classification

Compal Secret Data

Compal Electronics, Inc.

Issued Date

2018/7/31

Deciphered Date

2018/7/31

Title

PCIE/SATA/USB3/eSPI

Size

Document Number

LA-G132P

Rev

1.0

Date:

Wednesday, January 09, 2019


Sheet

17




of 81












Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number	
				LA-G132P	
				Date:	Wednesday, January 09, 2019
				Sheet	21 of 81





CHANNEL-B



TOP: JDIMM3 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL B :  
WRITE ADDRESS: 0XA4  
READ ADDRESS: 0XA3  
SA0 = 0; SA1 = 1; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM3.257,259


Layout Note:  
Place near JDIMM3.258




Layout Note:  
PLACE THE CAP WITHIN 200 MILS  
FROM THE JDIMM3



Layout Note:  
Place near JDIMM3





Interleaved Memory



Part Number:SP07001CEA0  
Part Value:S SOCKET FOX\_AS0A826-H4SB-7H 260P DDR4

BOT


STD (4 mm)



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRIV_CHB: DIMM0	
				Size	Document Number
				LA-G132P	
				Date	Rev
				Wednesday, January 09, 2019	1.0
				Sheet	23 of 81



[illegible]

Security Classification	Compal Secret Data		Title	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET OF INFORMATION MAY NOT BE TRANSMITTED OR MADE AVAILABLE TO THE COMPETITIVE DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			<p><b>N18E(1/9) PCIE</b>  <b>LA-G132P</b></p>	
			Date:	Wednesday, Jan. 09, 2019
			Sheet:	24 of 31
			Rev	1.0

Pin Name	Default	Function
JTAG_TRST	L	JTAG support
NVJTAG_SEL	L	Test Mode -> Disable
	H	Test Mode -> Enable



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Rev 1.0
				Date: Wednesday, January 09, 2019
				Sheet 25 of 81





Table 11.3 RAMCFG

Strap Pins <small>see Note</small>			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)

GDDR6 VRAM	Strap2	Strap1	Strap0	RAMCFG
Samsung , K4Z80325BC-HC14	L	L	L	0X0
Micron , MT61K256M32JE-14:A	L	L	H	0X1
Hynix , H56C8H24MJR-S2C	L	H	L	0X2




Table 11.4 FS\_OVERT\* Strap Enablement


Strap Pins <sup>See Note</sup>			FS_OVERT* Function
ROM_SO	ROM_SI	ROM_SCLK	
L	L	L	FS_OVERT* function ENABLED
L	L	H	FS_OVERT* function DISABLED (Reserved; do not configure)
all other configurations			(Invalid; do not configure)

Note that configurations other than the two listed in [Table 11.4](#) must be avoided, as otherwise damage to strap inputs may result.



Table 11.5 SMB ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Strap Pins <small>See Note</small>			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0

- ▶ **SMB\_ALT\_ADDR Enable:** This strap function allows an alternate SMBus address to be configured, so that graphics circuits with multiple GPUs can have separate SMBus connections for each GPU. In dual GPU configurations, use of the alternate address on one GPU (by setting this function to '1') avoids conflicts between the two GPUs on an SMBUS port. The "SMB\_ALT\_ADDR disabled" setting ('0') is correct for single-GPU graphics circuits.
- ▶ **DEVID\_SEL:** NVIDIA defines an original and a re-brand Device ID on a per-GPU basis. This Device ID Select strap function allows selection between the original PCIe Device ID defined for the GPU (via a function setting of '0'), and the alternate "re-brand" Device ID defined for the GPU (via a function setting of '1').
- ▶ **PCIE\_CFG:** This function sets electrical characteristics of PCIe lanes, in particular signal amplitude (swing). A setting of '0' selects normal (full) signal swing. N18x graphics circuits should strap for this setting. (A setting of '1' designates reduced signal amplitude, available if special concerns require. Consult NVIDIA for guidance.)
- ▶ **VGA\_DEVICE:** This strap function is used to report the graphics circuit either as a 3D device (class code 302, designated by a setting of '0' for this strap) or as a VGA device (class code 300, designated by a setting of '1') to the host system. The 3D Device (class code 302, strap="0") setting is correct for most MS-Hybrid notebook GeForce graphics circuits (consult NVIDIA for details on proper bit setting for MS-Hybrid solutions).








Security Classification		Compal Secret Data		Title	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	N18E(5/9) USB-C, NVLink	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G132P	Rev 1.0
Date: Wednesday, January 09, 2019		Sheet 28 of 81			








Security Classification	Compal Secret Data			Title	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	N18E(6/9) Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date:	Wednesday, January 09, 2019
				Sheet	29 of 81










Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>			
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	<b><i>N18E(9/9) MEM Interface CD</i></b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					<b>LA-G132P</b>	1.0	
				Date:	Wednesday, January 09, 2019	Sheet	32 of 81



FBVDDQ\_GPU



Place under GPU

0.47UF\_0201 X 48 pcs

10UF\_0603 X 8 pcs

Place near GPU


22UF\_0603 X 9 pcs

10UF\_0603 X 4 pcs



330UF\_B2 X 2 pcs

330UF\_D3 X 1 pcs


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				GPU Decoupling 1	
				Size	Document Number
				Date:	Wednesday, January 09, 2019
				Sheet	33 of 81




**+1V8\_AON / +1V8\_MAIN**




**GC6 2.1 function**




	1V8_AON	1V8_MAIN	NVVDD	PEXVDD	FBVDD
<b>GC6 2.1</b>	ON	OFF	OFF	OFF	ON
<b>FGC6</b>	ON	ON	OFF	ON	ON




**Figure 6.11 FGC6 Block Diagram**




**Figure 5.6 Power-Up Sequence**



**Figure 5.7 Power-Down Sequence**




**Figure 6.12 GC6 2.1 Entry/Exit Sequence Timing Diagram**







**Figure 6.13 FGC6 Entry /Exit Timing Diagram**

SB00001FN00 change to SB000016K00

**VRAM A**

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANY OTHER DIVISIONS BY COMPAL ELECTRONICS, INC. NEITHER THIS SET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>GDDR6 A CH2</b> <b>LA-G132P</b>	
				Size Document Number Date: <b>12/29/2019</b>	
				(Sheet 35 of 81)	







## VRAM B




Security Classification		Compul Secret Data		Compul Electronics, Inc.			
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED TO THE CUSTOMER OR THE COMPETENT DIVISION OF THIS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Size	GDDR6 B CH2		
				Doc Number		Rev	1.0
				Date: Wednesday, June 09, 2019		Sheet	36 of 81
				Date: Wednesday, June 09, 2019		Sheet	36 of 81



VRAM C




### VRAM D (N18G1,N18G0 No Need)



Security Classification	Compal Secret Data		Title	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Size
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS INFORMATION SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. THIS INFORMATION IS THE PROPERTY OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET NO OTHER INFORMATION IT CONTAINS MAY BE USED OR BY DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>GDNR6 D CH2</b> <b>LA-G132P</b>	
			Date: <b>Wednesday, January 09, 2019</b>	
			(Sheet <b>38</b> of <b>81</b> )	

## Power Monitor(OVR-M)



*OVR-M(OnSemi)*




Table 13. Power Monitoring with OnSemi OVR-M

GPU TGP	Component Values				
	R954, 924	R977, R923	R950	R953, R952	C841, C836
150W+	649 Ω	169 Ω	243 kΩ	75 kΩ	1.0 nF
115W to 130W	649 Ω	191 Ω	243 kΩ	75 kΩ	1.0 nF
100W to 110W	649 Ω	221 Ω	243 kΩ	75 kΩ	1.0 nF
75W to 90W	649 Ω	287 Ω	243 kΩ	75 kΩ	1.0 nF
70W or lower	649 Ω	475 Ω	243 kΩ	75 kΩ	1.0 nF

NV location	R954, R924	R977, R923	R950	R953, R952	C841, C836
Y740 location	RG225, RG226	RG222, RG228	RG242	RG259, RG227	CG341, CG342

ON (X7678038L59)
------------------

UG19	SA0000C9Q00	S IC NCP45491XMNTWG QFN 32P MONITOR
RG225, RG226	SD000008080	S RES 1/16W 649 +1% 0402
RG222, RG228	SD034287080	S RES 1/16W 287 +1% 0402
RG242	SD000004200	S RES 1/16W 243K +1% 0402

Table 14. Power Monitoring with uPI OVR-M

GPU TGP	Component Values				
	R954, 924	R977, R923	R950	R953, R952	C841, C836
150W+	487 Ω	127 Ω	324 kΩ	75 kΩ	1.0 nF
115W to 130W	487 Ω	143 Ω	324 kΩ	75 kΩ	1.0 nF
100W to 110W	487 Ω	165 Ω	324 kΩ	75 kΩ	1.0 nF
75W to 90W	487 Ω	215 Ω	324 kΩ	75 kΩ	1.0 nF
70W or lower	487 Ω	357 Ω	324 kΩ	75 kΩ	1.0 nF

NV location	R954, R924	R977, R923	R950	R953, R952	C841, C836
Y740 location	RG225, RG226	RG222, RG228	RG242	RG259, RG227	CG341, CG342

uPI (X7678038L60)
-------------------

UG19	SA00000CEV00	S IC U55650PQKI WQFN 32P POWER MONITOR
RG225, RG226	SD000000EL80	S RES 1/16W 487 +1% 0402
RG222, RG228	SD0000000180	S RES 1/16W 215 +1% 0402
RG242	SD034324380	S RES 1/16W 324K +1% 0402

Reference ORB R997 ,R923




Figure 1. Power Monitoring with OVR-M


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title <b>OVR-M</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WHETHER THIS SHEET HOURS THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				<b>LA-G132P</b>		
				Date: Wednesday, January 09, 2019	Sheet 39 of 81	



FOR LENOVO ONLY

Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date		Deciphered Date		TBD			
2018/7/31		2018/7/31		Size		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-G132P		Rev	
				Date: Wednesday, January 09, 2019		Sheet 40 of 81	
						1.0	











Port switching control configuration; Internal pull down  
at ~150K $\Omega$ , 3.3V I/O.  
L: Input Port1 is selected (default)  
H: Input Port2 is selected




[illegible]

S1	OE	output	function
L	L	A=B1	DGPU
H	L	A=B2	IGPU
X	H		








Auto test enable; Internal pull down at ~150K $\Omega$ , 3.3V I/O.  
 L: Auto test disable & input offset cancellation enable (default)  
 H: Auto test enable & input offset cancellation enable  
 M: Auto test disable & input offset cancellation disable

Output swing adjustment for Port y (y = 1, 2). Internal pull down at ~150K $\Omega$ , 3.3V I/O;  
L: default  
H: +20%  
M: -16.7%






Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>			
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>HDMI</b>			
				Size	Document Number	Rev	
				<b>LA-G132P</b>		1.0	
Date: Wednesday, January 09, 2019				Sheet	43	of	81



Security Classification		Compal Secret Data		Title	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	miniDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G132P	
				Date:	Wednesday, January 09, 2019
				Sheet	44 of 81
				Rev	1.0



# ALC3268




## Input


W=40mils  
W=40mils

place close audio codec


Combo Jack  
(Normal Open)




## +5VS for +5VDDA\_CODEC




EC Beep  
APU Beep




## +3VS for +IOVDD\_CODEC





## +3VS for +3VDD\_CODEC




## EMI



## ESD



Change SCA00002900 to SCA00000T00



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HD Audio Codec_ALC3268
Size	C	Document Number	LA-G132P	Rev 1.0
Date:	Wednesday, January 09, 2019	Sheet	45	of 81

TAS5766 Smart Amp for 15" only






Table 22. Gain and FSW

Ra (to GND)	Rb (to GVDD)	INPUT IMPEDANCE	GAIN	FSW – RATIO to LRCLK	FSW w. 44.1 kHz	FSW w. 48 kHz
10 0kΩ	OPEN	120 kΩ	14 dB	8	353 kHz	384 kHz
20 kΩ	100 kΩ	120 kΩ	14 dB	10	441 kHz	480 kHz
38 kΩ	100 kΩ	120 kΩ	14 dB	12	529 kHz	576 kHz
47 kΩ	75 kΩ	120 kΩ	14 dB	16	706 kHz	768 kHz
51 kΩ	51 kΩ	60 kΩ	20 dB	8	353 kHz	384 kHz
75 kΩ	47 kΩ	60 kΩ	20 dB	10	441 kHz	480 kHz
100 kΩ	39 kΩ	60 kΩ	20 dB	12	529 kHz	576 kHz
100 kΩ	20 kΩ	60 kΩ	20 dB	16	706 kHz	768 kHz

ALC1304 Subwoofer Amp for 17" only




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/7/31	Deciphered Date	2018/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Subwoofer ALC1304	
				Size	Rev
				Document Number	1.0
				LA-G132P	
				Date:	Wednesday, January 09, 2019
				Sheet	47 of 81








**For Power consumption Measurement**



(link to PICE Port 17~20)




**PCIE CLK**  
(From PCH CLKOUT1)




PEDET	Module Type
0	SATA
1	PCIE

for 17" SSD





```
Jefferson Peak:1360mA@peak current
Thunder_Peak_2:1100mA@peak current
```








[Follow 566468\\_CNL\\_UY\\_PDG\\_Rev0p73.pdf](#)


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	WLAN(KEY E)/SSD(KEY M)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-G132P	1.0
				Date:	Wednesday, January 09, 2019	Sheet






## RJ-45 CONN.



## EMI




## EMI




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN_RTL8111H/RTL8107E
Size C	Document Number	LA-G132P		Rev 1.0
Date:	Wednesday, January 09, 2019	Sheet	50 of 81	


THERMAL SENSOR For Smart Performance




GPU Fan



CPU Fan




SSD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/7/31	Deciphered Date	2018/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Thermal Sensor	
				Size B	Rev 1.0
Date:		Wednesday, January 09, 2019		Sheet 51	of 81


Lid Switch



Touch Pad



Keyboard




Bom Structure

VRAM 8G		
ZZZ M8G@	ZZZ S8G@	ZZZ H8G@
VRAM	VRAM	VRAM
MT61K256M32JE-14:A	K4Z80325BC-HC14	H56C8H24MJR-S2C
X7678038L51	X7678038L52	X7678038L53

ZZZ M6G@	ZZZ S6G@	ZZZ H6G@
VRAM	VRAM	VRAM
MT61K256M32JE-14:A	K4Z80325BC-HC14	H56C8H24MJR-S2C
X7678038L56	X7678038L57	X7678038L58

Icon LED



Coffee Lake-H CPU SKU

Refresh	
UC1 CPU1@	UC1 CPU3@
MP-R1	ES-8+2
CFL-H_i5-8300H	CFL-R 8C 2.1G ES
SA0000BPJ20	SA0000CDU00

UC1 CPU2@	UC1 CPU4@
MP-R1	ES-6+2
CFL-H_i7-8750H	CFL-R 6C 2.4G ES
SA0000BPZ20	SA0000CDV00




Cannn Lake PCH HM370

Refresh	
UH1 PCH1@	UH1 PCH4@
MP-R1	ES
HM370 SR40B	962361/QP21 ES
SA0000BVP00	SA0000B4I20

Nvidia GPU SKU

Refresh					
UV1 GPU1@	UV1 GPU2@	UV1 GPU3@	UV1 GPU4@	UV1 GPU5@	UV1 GPU6@
2060-G1-R1	2070-G2-R1	2080-G3-R1	2060-G1-MP	2070-G2-MP	2080-G3-MP
N18E-G1-A1	N18E-G2-A1	N18E-G3-A1	N18E-G1-A1	N18E-G2-A1	N18E-G3-A1
SA0000CFC00	SA0000CCX00	SA0000CD500	SA0000CFC40	SA0000CCX40	SA0000CD550


UV1 GPU7@	UV1 GPU8@
2050-G0-R1	2050-G0-MP
N18E-G0-A1	N18E-G0-A1
SA0000CK400	SA0000CK420



Security Classification		Compal Secret Data		Title	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	KB/TP/LID/BOM S.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Number
				LA-G132P	Rev 1.0
				Date: Wednesday, January 09, 2019	Sheet 52 of 81



Power BTN




For 15"


For 17"

Change SCA00002900 to SCA00000T00


DCIN LED



CPU Fan Control Circuit  
Right Side




GPU Fan Control Circuit  
Left Side




PCB




Screw Hole




CPU/GPU Thermal Standoff



Fiducial Mark




DDR Shielding Clip



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	FAN/LED/PBTN/PCB PN/SCREWS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-G132P	1.0
				Date:	Wednesday, January 09, 2019	Sheet 53 of 81

SATA HDD



PN:SA00007JU10

Equalizer control and program for channel A.  
Internally tied to VDD/2 (M status).

A_EQ2	A_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Equalizer control and program for channel B.  
Internally tied to VDD/2(M status).

B_EQ2	B_EQ1	EQ for channel loss
L	M	2.4dB
L	L	7.4dB
L	H	14.4dB
M	M	12.2dB(default)
M	L	9.4dB
M	H	13.3dB
H	M	6.2dB
H	L	11.2dB
H	H	5dB

Programmable output de-emphasis level setting for channel A.  
Internally tied to VDD/2(M status).

A_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB


Programmable output de-emphasis level setting for channel B.  
Internally tied to VDD/2(M status).

B_DE	De_Emphasis
M	-3.5dB(Default)
L	0dB
H	-6dB




De-emphasis width setting for channel A& B .  
Internally tied to VDD/2(M status).

DEW	DE pulse duration optimized for
M	SATA 6Gbp/s(default)
L	SATA 6Gbp/s
H	SATA 3Gbp/s


USB Charger from YOGA730 15



Down USB charger Iout ripple must under 20mA on DC S5




IO CONN




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2018/7/31		2018/7/31		USB3 Port 3 CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	Rev
				LA-G132P	1.0
Date:		Wednesday, January 09, 2019		Sheet	55 of 81

MB\_USB3.1 Conn. (Port 1)



MB\_USB3.1 Conn. (Port 2)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G132P	
				Rev	1.0
				Date:	Wednesday, January 09, 2019
				Sheet	56 of 81




# Titan Ridge SP - High Speed (CIO, USB and PCIe) Parts

Polarity Reversal is allowed on CIO/USB/DP domains.  
Need to be configured on NVM.



In case of unused high speed interface,  
please leave pins open. No need for termination.

TR DP Configuration:  
CIO x2 ports may be used  
PCIe x4 lanes may be used  
DPSNK x8 lanes may be used  
USB 3.1 may be used (for debug only)  
DPSRC may be used












different from USB3.0 port's ESD

ESD Diode for CC1 CC2




SC300001G00 change to SC300006000




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.1 TypeC Conn	
Size		Document Number		Rev	
		LA-G132P		1.0	
Date:		Wednesday, January 09, 2019		Sheet 60 of 81	







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/7/31		Title	
		Deciphered Date		2018/7/31	
				KB LED IT8176	
				Document Number	
				LA-G132P	
				Rev	
				1.0	
				Date: Wednesday, January 09, 2019	
				Sheet 61 of 81	





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FIN LED	
Size	C	Document Number	LA-G132P		Rev 1.0
Date: Wednesday, January 09, 2019		Sheet 62 of 81			

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title <b>DC INTERFACE</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					<b>LA-G132P</b>	1.0
				Date:	Wednesday, January 09, 2019	Sheet 63 of 81



**PH201 under CPU botten side :**  
**CPU thermal protection at 93 +-3 degree C**  
**Recovery at 56 +-3 degree C**




**RTC Battery**  
GC02001DR00  
BATT CR2032 3V 210MAH MB 5 W/C  
30MM

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR- BATTERY CONN/OTP	
				Size Custom	Rev 0.1
				Date: Wednesday, January 09, 2019	Sheet 64 of 81





Module model information  
ISL95520A\_Hybrid\_Boost\_V2.mdd



Rds(on) = 15.8mohm max max Power loss 0.22W for 90W;0.12W for 65W system;0.05W for 45W  
Vgs = 20V CSR rating: 1W  
Vds = 30V VCSIP-VCSIN spec < 81mV  
ID = 10.5A (Ta=70C)

Need check the SOA for inrush

PR729 and PR732 are ACDET set ting base on your project to set ACDET= 18.09V

0x3CH <BIT9> PSYS current gain  
Rs1 = 10m[ and Rs2 = 5m[ or Rs1 = 10m[ and Rs2 = 10m[  
BIT0 = 1.14uA/W  
BIT1 = 0.285uA/W  
=====

Rs1 = 20m[ and Rs2 = 10m[ or Rs1 = 20m[ and Rs2 = 20m[  
BIT0 = 2.28uA/W  
BIT1 = 0.57uA/W

support Turbo boost : 2200P  
no support Turbo boost : 0.1u

Rds(on) = 32mohm max  
Vgs = 20V  
Vds = 30V  
ID = 8A (Ta=70C)

Support max charge 3.5A  
Power loss: 0.245W  
CSR rating: 1W  
VCSPP-VCSIN spec < 81mV

Follow adapter and battery vattage in Vsys current source  
Base on CPU Core VR design.  
The resistor is pop on CPU VR schematic.

BATGONE (BATT\_TEMP)  
logic high: above 2.4V  
logic low: under 0.8V

Battery current limited by CCLim ~ 15A.  
Adapter current limited by ACLim ~ 13A.  
(PR779 and PQ741 are for change ACLim when AC in)  
ACLIM setting at 10A, (5/295.3)\*95.3/32/0.005=10A

(Rs1 = 10m[ and Rs2 = 5m[ or Rs1 = 20m[ and Rs2 = 10m[).  
CC\_LIM = VccLIM / 64 x Rs2  
=====

(Rs1 = 10m[ and Rs2 = 10m[ or Rs1 = 20m[ and Rs2 = 20m[).  
CC\_LIM = VccLIM / 32 x Rs2  
=====

AC\_LIM = Vac\_LIM / 32 x Rs1

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>						
Issued Date		2018/7/31	Deciphered Date	2018/7/31	Title					
					<b>PWR_CHARGER</b>					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										
						Size	Document Number			
							Rev			
							0.1			
						Date:	Wednesday, January 09, 2019	Sheet	65	of

# Module model information


RT6575D\_DMOS\_single\_V2.mdd  
RT6575D\_DMOS\_dual\_V2.mdd

(Common Part)  
Choke 4.7uH SH00000YC00

$$RLIMIT = (ILIMIT \times RDS(ON)) \times 8 / 10gA$$

POK need pull high, it  
will pull high on VS  
transfer circuit

Output capacitor ESR need follow  
below equation to make sure feed back  
loop stability  
 $ESR=20mV \times L \times f_{sw} / 2V$



3.4V  
FSW=355kHz  
COP: 11.95A

$$V_{out2} = 2V \times (1 + 13.7k / 20k) = 3.4V$$

EN  
Rising=1.6~0.3V

Need inform HW to change NET NAME

[48] VCOUT0\_MAIN\_PWR\_ON

[48] EC\_ON

EN\_5VALW [48]

$$OVP = V_{out} \times (112.5\% \sim 117.5\%)$$

$$OCP = V_{trip} / R_{dson} + I_{ripple} / 2$$

$$V_{trip} = I_{cs}(\min) \times R_{cs} / 8 + 1mV$$

Vcs=Ics\*vcs should be in the range of 0.2~2V

$$V_{out} = V_{FB} \times (1 + R_{top} / R_{bot})$$

$$V_{FB} = 2V$$

$$V_{os} = \sqrt{Q} (V_{omax}) + L \times \sqrt{Q} (I) / C$$

5.09V  
FSW=300kHz

COP: 18.89A


$$V_{out1} = 2V \times (1 + 30.9k / 20k) = 5.09V$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+3VALW/+5VALW	
				Size Custom	Document Number
Date: Wednesday, January 09, 2019		Sheet 66 of 81		Rev 0.1	

```
RT8207P_single_V3.mdd    For Single layer
RT8207P_dual_V3.mdd     For Dual layer
```


```
RT8207P_single_V3.mdd    For Single layer
RT8207P_dual_V3.mdd     For Dual layer
```

0.675Volt	+/-	5%
TDC	0.7A	
Peak Current	1A	




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>			
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>RT8207P</b>			
				Size	Document	Number	Rev
				Custom			0.1
Date:		Wednesday, January 09, 2019		Sheet	67	of	81

SY8286\_V2\_single.mdd  
SY8286\_V2\_dual.mdd




SY8288\_V2\_single.mdd  
SY8288\_V2\_dual.mdd



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>SY8286</b>	
Issued Date	2018/7/31	Deciphered Date	2018/7/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Wednesday, January 09, 2019
				Sheet	68 of 81





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				APL5930	
				Size	Rev
				Custom	0.1
				Date:	Wednesday, January 09, 2019
				Sheet	69 of 81





Module model information  
NCP81205\_H42\_V6A.mdd for IC portion  
NCP81205\_H42\_V6B.mdd for SW portion

SKL	H42(45W)	
TDC@VCORE	56A	
IccMax@VCORE	68A	
OCp@VCORE	75A	
TDC@VGT	39A	
IccMax@VGT	54A	
OCp@VGT	61A	
TDC@VCCSA	10A	
IccMax@VCCSA	11A	
OCp@VCCSA	16.5A	
Fsw	600KHz	
DCR	0.9mohm +/-7%	



VCCSA:  
H42: IccMAX@SA= 11A RIccMAX@SA= 34.8K ----> PR109  
RIccMAX@SA= IccMAX\*2V/10uA/64A  
  
H42: IOUTSP@SA= 11A RIOUTSP@SA=19.6K ----> PR102  
RIOUTSP= 2V/(gm\*(Rth+RCSSP)\*ICCMAX+DCR/(RPHSP+Rth+RCSSP))  
  
H42: OCP@SA= 16.5A RLIMSP@SA=8.45K ----> PR101  
RLIMSP= 1.3V/(gm\*(Rth+RCSSP)\*IoutLIMIT+DCR/(RPHSP+Rth+RCSSP))  
  
Load line@SA= 9.1m  
RDRPSP@SA=1.4K ----> PR95  
RDRPSP= Load line\*(RPHSP+Rth+RCSSP)/(gm \* DCR) /(Rth+RCSSP)

CFL-H62 (45W)  
IA: Max current=128A, loadline=1.8mohm,  
GT: 0~1.52V, Max current=32A, loadline=2.7mohm  
SA: 0~1.52V, Max current=11A, loadline=10.3mohm  
  
OCP  
IA: 154A  
GT: 38.4A  
SA: 16.5A  
OVP  
DAC+370mV

VCCGT:  
H42 OCP@GT= 61A RLIM@GT=16.2K ----> PR130  
RLIM= IoutLIMIT \* Load line/I0  
  
H42 IccMAX@GT= 54A RIccMAX2ph= 42.2K ----> PR150  
RIccMAX2ph= (IccMAX2Ph\*2V)/(10uA\*256A)  
  
H42 Iout@GT= 54A RIOUT@GT=24.9K ----> PR126  
RIOUT= 2\* RLIM /(10 \*IOUTICCMAX \* Load line)  
  
H42 Load line@GT= 2.65m RPH@GT=75K ----> PR139,PR141,PR144  
Load line= (RCS2+(RCS1\*Rth)/(RCS1+Rth))\*IOUTTOTAL \* DCR/RPH




Must review KBL SA rating.



VCCGT (2phase)  
TDC 80A (Dual-MOS)  
Peak Current 109A  
OCP current > 109A  
Load line -1.4mV/A (SKL H-44e)  
FSW=600kHz  
DCR 0.9mohm +/-5%  
Q1 Rds (on) : 6.8mohm , 8.6mohm  
Q2 Rds (on) : 2.0mohm , 2.5mohm

VCC CORE (3 phase)  
TDC 56A (Dual-MOS)  
Peak Current 67A  
OCP current > 60A  
Load line -1.6mV/A (SKL H-44e)  
FSW=600kHz  
DCR 0.9mohm +/-5%  
Q1 Rds (on) : 6.8mohm , 8.6mohm  
Q2 Rds (on) : 2.0mohm , 2.5mohm

VCCSA  
Load line -9.1mV/A  
FSW=600kHz  
DCR = 6.2 mohm +/- 5%  
Q1 Rds (on) : 12.4mohm , 15.8mohm  
Q2 Rds (on) : 9.1mohm , 11.6mohm



VCC\_CORE Place on CPU Back Side @ V09  
22U\_0603 \*23 pcs+ 1U\_0201\*30 pcs  
SIT(Y730)  
22U\_0603 \*12 pcs+ 1U\_0201\*48 pcs

VCC\_GT Place on CPU Back Side @ V09  
22U\_0603 \* 16 pcs +1U\_0201\* 20pcs

+VCCCORE  
Y740 H82  
22U\_0603 \*18 pcs+ 1U\_0201\*48 pcs  
10U\_0402 \* 42 pcs

+VCCGT


+VCCSA

VCC\_SA Place on CPU Back Side @ V09  
22U\_0603 \*7pcs +1U\_0201\* 3pcs


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/7/31	Deciphered Date	2018/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		PWR-PROCESSOR DECOUPLING			Rev
Size		Document Number			0.1
Date:		Wednesday, January 09, 2019	Sheet	72 of 81	





Config	
Vmin	0.3
Vmax	1.3
Vboot	0.8
R1	6.19K
R2	20.5K
R3	4.32K
R4	16.5K
R5	309
C	4.7n




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA CORE
Size	Document	Number	Rev	
			0.1	
Date:	Wednesday, January 09, 2019	Sheet	73	of 81






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +NVVDD1	
Size	Document	Number	Rev	0.1	
Date:	Wednesday, January 09, 2019	Sheet	75	of	81



Place under GPU

N18E-G2  
+NVVDD  
470uF X 2  
330uF X 6  
47uF\_0603 X 3  
22uF\_0603 X 4 +7  
10uF\_0402X 22  
1uF\_0201 X 94 +17  
10uF\_0603 X 3


Reserve  
N17E-G3  
+NVVDD  
470uF X 11  
47uF\_0805 X 3  
10uF\_0603X 27  
4.7uF\_0603 X 11  
1uF\_0402 X 65




Rail (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
GB4B-256 Package				
NVVDD		Varies	185 X 0.47uF (0201W X6S) 23 X 10uF (0603 X6S) 4 X 22uF (0805 X6S) 3 X 47uF (0805 X6S)	2 X 470uF (Poscap)
FBVDDQ (GPU side) <sup>1</sup>		1.25V 1.35V 1.5V 1.55V	48 X 0.47uF (0201 X6S) 5 X 10uF (0603 X6S)	7 X 10uF (0603 X6S) 9 X 22uF (0603 X6S)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR VGA DECOUPLING
Size	Document	Number	Rev	
LA-G132P		0.1		
Date:	Wednesday, January 09, 2019	Sheet	76	of 81








Security Classification		Compal Secret Data		Title	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				C	0.1
				Document Number	
				Date:	Wednesday, January 09, 2019
				Sheet	78 of 81

SY8288\_V2\_single.mdd  
SY8288\_V2\_dual.mdd



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>PWR +1.55VVRAM</b>	
Issued Date	2018/7/31	Deciphered Date	2018/7/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Wednesday, January 09, 2019
				Sheet	79 of 81
				Rev	0.1

Version change list (P.I.R. List)		Page 1 of 1 for PWR			
Item	Reason for change	PG#	Modify List	Date	Phase
1	FAE Suggest	74,75	PRV56, PRV63 , PRV70 , PRV77 PIN1 from +5VALW change to GND.	8/28	SDV2
2	NVIDIA Suggest	76	Add PCV404 , PCV405 , PCV406 , PCV407 , PCV408 , PCV409 (22U 0603)	8/28	SDV2
3	Power Design	78	Reserved PCW104 (560U_D2) Add PCW105 ,PCW106, PCW107 ,PCW108 ,PCW109 , PCW110 (22u_0603)	9/05	SDV2
4	Power Design	77	Add PRW138 , 0_0402	9/05	SDV2
5	SDV1 fine tuning ,FAE Suggest	73	Reserved PR1052, PR1057,PR1059 , PR1055 ,PC1019 ,PU1001	9/05	SDV2
6	NVIDIA Suggest	76	Add PCV410,PCV411,PCV412,PCV413,PCV414 (1U_0201) , PCV415,PCV416 PCV146 (10U_0402), PCV417 (22U_0603)	9/06	SDV2
7	NVIDIA Suggest,For better power stability.	78	PCW104 & PCW98 From 330U_D2 change to 560U_D2. PCV135 & PCV137 From 470U_D2 change to 560U_D2.	9/07	SDV2
8	Sourcer Suggest	56,67,77	PC505 from SE00000W210 (0.1U 25V K X7R 0402) change to SE00000G880 (0.1U 25V K X5R 0402) PCW78 from SE00000H180 (1000P 50V J NPO 0402) change to SE068102J80 (1000P 25V J NPO 0402) PC309 from 0.22 change to SE00000HQ00 ( 0.47U 25V K X7R 0603 )	9/10	SDV2
9	Power Design	78	PLW3 & PLW4 From 0.15uH change to 0.24uH PRW125, PRW126 From 5k change to 4.02k PRW123 From 5.76k change to 37.4k	9/10	SDV2
10	FAE Suggest	73	Mount PR1052 ,PR1057,PR1055,PC1019,PU1001. Unmount PRV85 ,PRV86 PRV39 , PRV40 ,PRV42 ,PRV44 From 309 change to 715 ohm PCV13, PCV14 ,PCV16 , PCV17 From 100P change to 47P PRV43 , PRV45 ,PRV47 ,PRV49 From 110k change to 301k PRV31 From 280k change to 261k, PRV29 From 17.4k change to 21.5k, PRV30 From 76.8k change to 200k.	9/10	SDV2
11	Power Design for GPU PDN	76	PCV410 , PCV411 ,PCV412 , PCV413, PCV414 From 1u_0201 change to 4700P_0201	9/14	SDV2
12	HW Suggest	77	PRW10 From 0_0402 change to 5k_0402, 9 /25 change to R-short for SIT	9/21	SDV2
13	HW Suggest	77	change net name : FBVDD_EN_R change to FBVDD_EN_IC , FBVDD_EN change to FBVDD_EN_R	9/25	SIT
14	FAE Suggest	73	PCW10 From 3300P_0402 change to 0.01U_0402_50V7K	9/25	SIT
15	For GPU PI simulation	76	Add location PCV418-PCV429 (4700P_0201_6.3V7K)	10/04	SIT
16	For Auto-PSI	73	Add location PRV87-90 (Reserved)	10/04	SIT
17	Power Design	64	Add location PR211 (Reserved)	10/04	SIT
18	Power Design	73	PCV225,PCV228,PCV232 change to 0603size	10/04	SIT
19	Power Design	74,75,78	PLW3 & PLW4 From 0.24uH (7x7x3) change to 0.22uH (7x7x4) PLV1,PLV2,PLV3,PLV4 From 0.15UH change to 0.22UH (10x10x4) PRW125, PRW126 change to 5.1k PRW123 change to 27k	10/04	SIT
20	EMI Suggest	78	Mount PCW68, PCW28	10/04	SIT
21	EMI Suggest	73	Add PRV91 , PRV94 , PRV95 , PRV96 , PR6108 (Reserved)	10/08	SIT
22	Psys setting	70	PR151 From 12.7k change to 11.5k	10/09	SIT
23	CPU Test results , FAE Suggest	70	PR126 From 26.7k change to 28k	10/09	SIT
24	CPU Test results , FAE Suggest	76	PCV410-PCV414 & PCV418-PCV429 from 4700P_0202 change to 1u_0201	10/11	SIT
25	PJE	74,75	PUV2,PUV3,PUV4,PUV5 From SA0000CAD00 (NCP303150) change to SA0000C6900 (NCP303151) PL1801 From SH00001T800 change to SH00001A200	10/12	SIT
26	For GPU FAE Suggest	74,75	UnmountPRV10	10/12	SIT
27	Power Design, FAE Suggest	65	PR310 from 49.9k change to 48.7k	10/30	SVT
28	Power Design, FAE Suggest	77	Unmount PCW77 PCW74 from 270P change to 330P ,PCW73 from 150P change to 68P PCW16 from 4700P change to 6800P,PRW108 from 53.6k change to 100k PRW135 from 36k change to 24.9k	10/30	SIT MEMO SVT
29	Power Design, FAE Suggest	77	Remove PRW117,PQW1,PRW116&PCW76 Add PRW139 PCW16 from SE00000UL80 change to SE075682K80	11/06	SVT
30	Power Design R-short		PR701,PR715,PR1807,PR1502,PRV11,PRV1,PRV7,PRV7,PRV9,PRV14,PRW8,PRW9 ,PRV56,PRV63,PRV70,PRV77,PR420,PR423Change to R-short	11/14	SVT
31	Power Design,for FBVDD Transient	77	Add PCW111,PCW112,PCW113,PCW114 Add PCW115 PRW16 from 7.87K change to 7.15K	11/16	SVT
32	NV Suggest.	69	PR1806 change to 22.1K,PR1809 change to 10.7K	11/16	SVT
33					
34					



